
Declaration

ACTIONS-MICRO DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE.

IN NO EVENT SHALL ACTIONS-MICRO BE RELIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF ACTIONS-MICRO OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER ACTIONS-MICRO

Table of Contents

Terms and Acronyms

General Conventions

Declaration	2
1 Introduction.....	8
1.1 Overview	8
1.2 Block Diagram.....	9
2 Feature	10
3 Power on Sequence	12
4 Registers.....	!
4.1 Multi-Function PAD Config Registers	!
4.1.1 MFP Configuration Register-0.....	!
5 Pin Out Specification	13
5.1 Pin out table.....	13
5.2 Pin out diagram.....	16
6 Operating Conditions	17
7 Crystal Requirements.....	18
8 Mechanical Specification.....	19

Revision History

Version	Date	Description	Author
1.0.0	11/09/2021	Initial Create	maweishuo

Terms and Acronyms

Terms and Acronyms	Definition
CF	Compact Flash
SM	Smart Media
XD	xD picture
SD	Secure Digital
Micro SD	Micro Secure Digital
MS	Memory Stick
MS Pro	Memory Stick Pro
MMC	Multimedia Card
SDRAM	Synchronous Dynamic Random Access Memory
MD	MicroDrive
TF	T Flash
LCD	Liquid Crystal Display
ICE	In-circuit emulation, or in-circuit emulator
JTAG	Joint Test Action Group(ANSI/ICEEE Std.11149.1-1990)
PQFP	Plastic Quad Flat Package
LQFP	Low-Profile Quad Flat Package
BGA	Ball Grid Array
PIP	Picture In Picture
TAP	TEST ACCESS PORT
RGB	Red-Green-Blue color space representation
TCON	Timing controller

General Conventions

Symbol	Description
--------	-------------

1 Introduction

1.1 Overview

The AM8370 processor from Actions-Micro is a highly integrated mix signal SoC target at multi-media applications. The AM8370 emmedded CPU is a high performance, low power 32bit RISC core with DSP instruction extension, which can run as fast as 700MHz.

The AM8370 integrated lossless or near-lossless image/video compress and de-compress module which c3.480n transfer 1080P video with format H.264 through 1Gbit/s Ethernet.

The AM8370 multi-media processor provided display solutions with the help of on chip HDMI transmitter and receiver interface.

AM8370 is also integrated with 1 USB OTG controllers, UART, I2C, SPI, etc.

Block Diagram



AM8370 BLOCK DIAGRAM

-
- DDR2/3 SDRAM up to 4Gb @ 16bit up to 1066Mbps
 - OTP ROM 64bit Chip ID

✓ **DMA CONTROLLER**

- 8 physical channels and 4 bus channels
- Stride mode support
- Software configurable priority

✓ **Boot ROM**

- On chip boot ROM with boot loader
- The system could be loaded from SPI Nor flash

✓ **USB 2.0 OTG**

- Complies with Universal Serial Bus Specification. Revision 2.0.
- Complies with On-The-Go Supplement to the USB2.0 Specification Revision 1.0a.
- Supports point-to-point communication with one low-speed, full-speed or high-speed device in Host mode.
- Supports full-speed or high-speed in peripheral mode.
- Supports USB Mass Storage Class Bulk-Only Transport Revision 1.0 as host or device.
- Supports Electronic still picture imaging Picture Transfer Protocol (PTP)
- Supports direct print function using pict-bridge
- Supports Universal Serial Bus Device Class Definition for Printing Devices Version 1.1 as host
- Supports Universal Serial Bus Still Image Capture Device Definition Revision 1.0 as host
- Configurable/programmable size of e

3 Power on Sequence

The power on sequence requirements of the AM7xxx and AM8xxx products are the same, which are shown in the following figure. VDD represents the power pins supplying power for the core. VCC represents the power pins supplying power for the general purpose pads. SVCC represents the power pins supplying power for the DDR2 or DDR3 SDRAM related pads. P_RESETB is the asynchronous reset pin. PWROK is an internal signal. It is low during the power-on phase to reset all the registers in the chip. The system boots at the moment when PWROK turns to high.




Figure 1 Power on Sequence Diagram

Timing Requirements:

1. $T1$ 20ms
2. $T2$ 128ms
3. $T3$ is equal to the greater one between $T1$ and $T2$
4. The power on sequence of VDD/VCC/SVCC is not cared

4 Pin Out Specification

Pin out table

PIN NUM	PIN NAME	TYPE	Function
1	P_SPINSS	B	SPI_NSS
2	VCC3	PWR	VCC3
3	DVCC_PLL	PWR	AVCC_PLL2
4	HOSCI	A	HOSCI
5	HOSCO	A	HOSCO
6	AVCC2	PWR	AVCC2
7	VDD	PWR	VDD
8	EXT_R	A	EXT_R
9	AVDD33	PWR	AVDD33
10	RXCN_CH	A	RXCN_CH
11	RXCP_CH	A	RXCP_CH
12	RX0N_CH	A	RX0N_CH
13	RX0P_CH	A	RX0P_CH
14	RX1N_CH	A	RX1N_CH
15	RX1P_CH	A	RX1P_CH
16	RX2N_CH	A	RX2N_CH
17	RX2P_CH	A	RX2P_CH
18	AVDD12	PWR	AVDD12
19	HDMI_ON0	A	HDMI_ON0
20	HDMI_OP0	A	HDMI_OP0
21	AVCCPLL	PWR	AVCCPLL
22	HDMI_ON1	A	HDMI_ON1
23	HDMI_OP1	A	HDMI_OP1
24	HDMI_ON2	A	HDMI_ON2

36	P_UARTRX1	B	GPIO18
37	P_EXTINT0	B	EXTINT0
38	P_EXTINT1	B	GPIO32/I2STMCLK
39	P_I2SSCK	B	I2SSCK/IRRX
40	P_I2SSD	B	I2SSD/I2STSD
41	P_I2SWS	B	I2SWS/I2STWS
42	P_MACRVLD	B	RGMII_RXCTL
43	P_MACMDIO	B	MACMDIO
44	P_MACMDC	B	MACMDC
45	P_MACTVLD	B	RGMII_TXCTL
46	P_MACTD1	B	RGMII_TXD0
47	P_MACTD0	B	RGMII_TXD1
48	P_MACTCLK	B	RGMII_TXCLK
49	VCC0(2.5V)	PWR	VCC0(2.5V)
50	P_MACRD1	B	RGMII_RXD1
51	P_MACRD0	B	RGMII_RXD0
52	P_MACTD2	B	RGMII_TXD2
53	P_MACTD3	B	RGMII_TXD3
54	P_MACRD2	B	RGMII_RXD2
55	P_MACRD3	B	RGMII_RXD3
56	P_MACTER	B	MAC_CLKO
57	P_MACRCLK		

79	P_DDRBA1	B	P_DDRBA1
80	P_DDRBA0	B	P_DDRBA0
81	P_DDRBA2	B	P_DDRBA2
82	P_DDRWEB	B	P_DDRWEB
83	VDD	PWR	VDD
84	SVCC	PWR	SVCC
85	P_DDRDQ4	B	P_DDRDQ4
86	P_DDRDQ3	B	P_DDRDQ3
87	P_DDRDQ1	B	P_DDRDQ1
88	P_DDRDQ6	B	P_DDRDQ6
89	P_DDRDQ12	B	P_DDRDQ12
90	P_DDRDQ11	B	P_DDRDQ11
91	P_DDRDQ9	B	P_DDRDQ9
92	P_DDRDQ14	B	P_DDRDQ14
93	P_DDRDM1	B	P_DDRDM1
94		B	P_DDRDM0

6 Crystal Requirements

Requirements for 24MHz oscillator.

Description	Specification Requirement
-------------	---------------------------

7 Mechanical Specification

